



FIG. 1




# FIG. 2A

READ ACCESS,CACHE HIT




# FIG. 2B

READ ACCESS,CACHE MISS




# FIG. 2C

WRITE ACCESS,CACHE HIT




# FIG. 2D

WRITE ACCESS,CACHE MISS




# FIG. 3A

CYCLE #1:WRITE ACCESS,CACHE MISS




# FIG. 3B

CYCLE #2:WRITE ACCESS,CACHE MISS




# FIG. 3C

CYCLE #3:WRITE ACCESS,CACHE MISS




# FIG. 3D

CYCLE #4:WRITE ACCESS,CACHE MISS



# FIG. 4A



# FIG. 4B




FIG. 5




FIG. 6






FIG. 8A




FIG. 8B






FIG. 9




FIG. 10




FIG. 11





FIG. 12

WAY0



WAY1




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 19A




FIG. 19B




FIG. 20

